# A Low Noise, Low Power Readout Front-End Analysis for Biomedical Applications using CMOS Technology

Jyoti Sehgal\*, Manoj Kumar UIET, MDU, Rohtak, India

#### Abstract

As biopotential signals are having very small frequency variations tens of Hz and micro to millivolts amplitude in the range. While acquiring biopotential signals from a human body, intrusions occur in the acquisition system. Thus, for acquiring noise-free signals, the enhanced Biopotential Acquisition unit having a high gain with an improved common-mode rejection ratio readout front-end is designed. To solve mentioned issues, an improved front end is introduced in this paper to achieve high DC gain and high Unity-gain frequency. The proposed front-end operates at ±0.2 V supply voltage, the bias current of  $20\mu$ A, and achieves a high gain of 74dB. The design comprises a miller frequency compensation structure by connecting a capacitor across a high voltage stage and the load capacitor is connected across output by following the relation of  $C_C > 0.22 C_L$ . The proposed high gain stage achieves additional gain with reduced noise of  $0.2 \text{ mV}/\sqrt{\text{Hz}}$  with a minimal power consumption of 1.9 nW. The analog readout front-end is executed using 180 nm CMOS Technology and utilizes less power, making it ideal for battery-powered devices in Biopotential Acquisition systems. The final section includes a comparison of the proposed front-end with various amplifiers.

*Keywords:* Bandwidth, CMOS integrated circuits, Gain, Noise, Operational Transconductance Amplifier (OTA), Power consumption, Two-Stage Amplifiers.

# Introduction

A major challenge in the 21st-century Biopotential Acquisition System is high power dissipation with the increase in noise. With the advancement in VLSI technologies, the size of CMOS, value of power supply, and power consumption are the critical parameters [1]. With the development in amplifier technology, designers have placed more emphasis on high gain, improved phase margin, and less occupied area [2-6]. The growing need for an unambiguous biopotential acquisition system being periodically checked on the sensing signals has turned analog mixed CMOS circuit design for high performance into a principal field [7]. The biopotential signals are observed to be accompanied by various repugnant signals like (1/f) noise, thermal noise, and power line distortion [8]. Thus, an effective acquisition system designed for the removal of noise in biopotential signals shows a low-power readout front-end with high CMRR [9-10]. Over the last few decades, the scaling of transistor size resulted in a reduction in both power supply, Vdd, and transistor gain with efficient designing methodologies of multistage amplifiers that have been updated and optimized [11-15]. CMOS OTA with Miller Frequency Compensation Network is one of the important elementary units of mixed-signal processing. OTA i.e., a Voltage-Controlled Current Source, is chosen over traditional OP-AMPS due to its low output impedance with high power dissipation. Its cumulative DC gain improves as the magnitude of output conductance reduces [16-20]. While OTA can also be analyzed using low voltage with low power results in a device with additional battery

life [21]. A few issues that OTA designers encounter is the DC offset errors, flicker noise, coupling, and common mode interference of signals [22-24]. To achieve high gain, these interferences should be avoided. A behavioral representation of an Operational Transconductance Amplifier provides high gain, high stability, low noise, and high speed while devouring minimum power consumption [25-27]. The proposed OTA is analyzed in a differential mode and will overcome the issues of noise and the number of devices on a chip. The appropriate voltage and stability are maintained while using a technique for compensating for noise gain and negative resistive feedback [28, 29]. The paper is organized as follows:

- 1. The literature on readout front-end is reviewed in Section 2.
- 2. Section 3 designs a proposed Differential OTA schematic with enhanced performance criteria.
- 3. Section 4 presents a simulation and results in the analysis of the proposed two-stage OTA using the miller frequency compensation technique.
- 4. Section 5 discusses a comparative analysis of the proposed OTA with the existing one.
- 5. Section 6 presents conclusions and the future scope of a proposed design.

The concentration of this study is on the Miller Frequency Compensation Approach for constructing a low-power, two-stage OTA by lowering the offset voltage, raising the DC gain, and amplifying the output voltage swing to 56.4 mV.

This paper is concentrated on the Miller Frequency Compensation Approach for designing a low-power, two-stage OTA by reducing offset voltage and increasing its DC gain, and amplifying output voltage swing to 56.4 mV. The proposed technique achieves enhanced performance with low power of 1.9 nW and is implemented at low supply voltage  $\pm 0.2$  V.

# **Related Work**

Advancements in noise performance, DC of transistors, gain, size and power consumption in acquisition systems have been published by several prior studies. The frequency compensation technique has been proposed with improved phase margin and analyzed the features of Miller OTA and OTA, which are Pseudo-Cascode both implemented with higher supply voltage and occupied more space in Zhao et al. [3]. Khameh et al. [9] presented a Fully Differential OTA at 180 nm CMOS technology with high DC gain. For battery-operated gadgets, high power consumption is a significant challenge. Miller Compensation Technique is introduced in Viswanathan et al. [13] analyzed using a  $\pm 0.9$ V voltage and biasing current of 30 µA. Still, there is a lot of power utilization with more noise. Palmisano et al. [14] discuss welldefined optimization strategies of two-stage OTA bandwidth, essential characteristics such as DC gain, output swing, noise analysis, area occupied, and other electrical parameters, but are not significantly improved. According to Akbari et al. [8, 21], flicker noise and DC offset voltage are the main issues in designing OTA. A simple approach to reduce noise and increase DC offset voltage is using the Miller Compensation Technique.

# **Proposed Readout Front-End**

An Operational Transconductance Amplifier is a Current Source with Voltage Control (VCCS), the OTA differential inputs can amplify a thousand times the signal at the output. Two-stage Operational transconductance amplifier is a combination of two stages as shown in Figure 1 and has the following features:



Figure 1. Block Diagram of Two-stage OTA

- 1. Differential Transconductance as the first stage.
- 2. A common source amplifier capable of improving gain and output swing voltage is the second stage.
- 3. The Miller Frequency Compensation Circuit is used to promote system stability.
- 4. The output buffer provides low output impedance whereas the second stage employs level shifting to improve gain.

The proposed Miller compensation technique uses two capacitors as a

compensation network. This technique uses a nulling resistor for erasing the RHP zero in the transfer function. Thus, the phase margin has deteriorated.

CMOS The typical two-stage OTA comprises three subsections: Differential Gain Stage, High Gain Stage, and Bias Stage. This circuit requires a compensation technique using a compensating capacitor connected with a high amplifier. The schematic gain stage representation of the two-stage OTA is given in Figure 2.



Figure 2. Schematic Representation of Proposed OTA

Performance Parameters	Specifications
Process Technology	180 nm
V <sub>in</sub> +, V <sub>in</sub> -	$\pm 1 \ \mu V$
Bias current Idd	20 µA
$V_{dd}$	0.2 V
V <sub>ss</sub>	-0.2 V
L <sub>eff</sub>	0.25 μm
CL	10 pF

Table 1 defines design specifications for Proposed Two-Stage OTA as:

 Table 1. Proposed Design Stipulations

Table 2 shows the transistor's size of the proposed OTA design as:

Table 2	Transistor	Aspect	Ratio	$(\mathbf{W}/\mathbf{I})$	of the	Proposed	OTA
I able 2.	11411515101	Aspect	ratio (	(VV/L)	or the	rioposeu	OTA

Transistors used	W	L(µm)
Mn1, Mn2, Mp1, Mp2(Differential	2.5	0.25
Mn13, Mp11(Second-Stage CS Amplifier)	15.70	0.25
Mn11 (Mirror Amplifier)	2.5	0.25
Mn12(Tail Amplifier)	30.50	0.25

# **Simulation and Result Analysis**

**Time-Domain Transient Analysis** 

The simulated transient analysis of differential inputs of Two-Stage OTA is shown in Figure 3.



Figure 3. Simulated Transient Analysis of Inputs of Two-Stage OTA

The simulated output is shown in Figure 4 phase shift. which is the inverse of input voltage with  $180^{\circ}$ 



Figure 4. Simulated Transient Analysis of Two-Stage OTA

The input applied to Differential Two-Stage OTA is  $\pm 1 \ \mu V$  and is getting an output of 56.4 mV.

#### **Power Analysis**

Equation 1 shows the circuit's power

consumption as:

$$P_{\text{OTA}} = 2V_{\text{dd}} (I_{\text{stage1}} + I_{\text{stageII}})(1+\alpha)$$
(1)  
\alpha is taken to be 0.2.

The power consumption of the proposed design across voltage sources Vin+ and Vinare given in Table 3.

Voltage Sources	Average Power	Max. Power
(V)	(pW)	(nW)
Vin+ (0 – 0.1)	1.21	1.9
Vin-(0-0.1)	1.17	1.9

Table 3. Power Analysis of Proposed OTA

Using the above design specifications, the simulated DC sweep analysis result is presented in Figure 5.



Figure 5. DC Transfer Characteristics of Two-Stage OTA

and

strategies

# **AC Analysis**

Using its designing

specifications at 180nm CMOS process technology for differential mode has resulted in Figure 6.



Figure 6. Schematic for AC Two-stage OTA

G

Ac analysis can be used to evaluate the resonance frequency, phase shift, Q-factor, power dissipation factor, and min and max impedance.

The following equation 2 defines the current parameter for saturated devices.

$$I_{dd} = \frac{K(Vgs - Vth)^2}{2[1 + \theta(Vgs - Vth)]}$$

$$I_{dd} = \frac{K(Vgs - Vth)^2}{2[1 + \theta(Vgs - Vth)]}$$

$$I_{dd} = \frac{K(Vgs - Vth)^2}{2[1 + \theta(Vgs - Vth)]}$$
(2)

Here the value of K is represented by Equation 3

$$K=\mu_n \operatorname{Cox}\left(\frac{W}{L}\right). \tag{3}$$

Here

K:	Transconductance parameter
V <sub>gs:</sub>	Gate to Source voltage
V <sub>th</sub> :	Threshold voltage
μ <sub>n</sub> :	Electron mobility
Cox :	Gate oxide capacitance per unit
	area
θ:	Mobility reduction coefficient
W/L:	Transistor Aspect Ratio

The designing procedure for two stages of operational transconductance is given as: firstly choose the device length L as  $0.25\mu m$  used in all transistors of the circuit, but the device width of transistors may be changed. The value of compensation capacitor is calculated by using the following Equations 4, 5, and 6 as:

$$Cc > 2.2/10 C_L$$
(4)  

$$Cc > 2.2pF$$
(5)  

$$Cc = 3pF$$
(6)

The transconductance of the input transistors is calculated by using formulas 7 and 8:

$$gm1 = \sqrt{\mu_n \operatorname{Cox}\left(\frac{W}{L}\right) I_{dd}}$$
(7)

 $gm1 = gain b and width * C_C$  (8)

The input signal oscillates at the slew rate of  $6.67V/\mu$  sec and is calculated using Equation 9.

$$SR = \frac{I_{dd}}{Cc} = \frac{20 \times 10^{-6}}{3 \times 10^{-12}} = 6.6 \times 10^{6}$$
(9)

The phase margin is represented as equation 10.

Phase Margin(
$$\psi$$
m) =  
Arg[-A(jw0dB)F(jw0dB)] = Arg[L(jw0dB)]  
(10)

To make the system much more stable and disallow claiming of the circuit, the following condition (11) should be satisfied.

$$Argument[-A(jw0dB)F(jw0dB)] = Argument[L(jw0dB)] > 0^{\circ}$$
(11)

where w0dB is defined by Equation (12) as:

$$|\mathbf{L}(\mathbf{jw0dB})| = |\mathbf{A}(\mathbf{jw0dB})\mathbf{F}(\mathbf{jw0dB})| = 1 \quad (12)$$

Stability is measured when the phase becomes  $|A(jw_0dB)F(jw_0dB)| = 1$  Figure 7 and Figure 8 present the simulation of AC analysis of the proposed OTA.



Figure 7. Simulated Gain Analysis Two-Stage OTA



Figure 8. Simulated Phase Analysis Two-Stage OTA

#### **Unity-Gain Bandwidth**

The Unity-gain bandwidth is given by equation (13):

$$UGB = \frac{G_m}{C_L} = \frac{\sqrt{\mu n \operatorname{Cox}\left(\frac{W}{L}\right) \operatorname{Idd}}}{CL}$$
(13)

The Figure of Merit for evaluating better power-bandwidth efficiency of two-stage OTA's small-signal and large-signal performance is as follows in Equation 14:

$$FOM_{OTA} = \frac{Gain Bandwidth*C_L}{Power consumed}$$
(14)

#### **Noise Analysis**

The transistors used in differential mode give rise to noise in the device. The input-referred noise density of transistors in the sub-threshold region is defined using equation (15).

$$v^{2}_{niMOS} = \frac{4KTY}{G_{m}} = \frac{4KTV_{T}}{2k*k I_{dd}} = \frac{2KTV_{T}}{k*k I_{dd}}.$$
 (15)

Here,

K:	Boltzmann's constant
T:	Absolute Temperature
G <sub>m</sub> :	Transconductance of transistor
k:	Sub-threshold slope coefficient of a MOS transistor
Y:	Thermal noise coefficient

Gm is given as  $G_m = \frac{KI_{dd}}{V_T}$ 

Equation (16) defines the noise efficiency factor (NEF) as a standard representation of the

noise-to-power trade-off for low-noise amplifiers.

$$NEF = v_{nirms} \sqrt{\frac{2I_{dd}}{\Pi * BW * 4KT * V_T}}$$
(16)  
Here,

Vnirms:	Input-referred noise of the amplifier
V <sub>T</sub> :	Thermal voltage
I <sub>tot</sub> :	Total current flows through the input devices

 $v_{niMOS}^2$  also rewritten as in Equation (17).

$$v^2_{niMOS} = v^2_n * \frac{\Pi}{2} BW \tag{17}$$

By the analytical analysis of the abovedefined equations, the input noise of proposed OTA is represented in Figure 9.



Figure 9. Simulated Input Noise Analysis of Two-stage OTA

The OTA's dynamic range is determined by total output noise is calculated and represented in Figure 10.



Figure 10. Simulated Output Noise Analysis of Two-stage OTA



Figure 11. Simulated noise PSD of two-Stage OTA

## **Temperature Analysis**

Table 4 shows the performance parameters

of AC analysis based on temperature influences and simulated result behavior represented in Figures 12, Figure 13, and Figure 14.

The	AC	AC	AC	AC Measure	AC Measure	NOISE
temperature	Measure	Measure	Measure	3db Freq	Gain	Measure Output
used(o)	Gain(dB)	Phase	Unity Gain	(Hz)	Bandwidth	Noise(V/ $\sqrt{\text{Hz}}$ )
		Margin (o)	Freq(Hz)		Product(Hz)	
10	74.0	88.6	9.3 *10 <sup>10</sup>	1.03*106	6.8*10 <sup>12</sup>	1.8*10 <sup>-4</sup>
25	73.9	88.6	9.23*10 <sup>10</sup>	1.04*10 <sup>6</sup>	6.8*10 <sup>12</sup>	1.87*10 <sup>-4</sup>
40	73.9	88.6	9.15*10 <sup>10</sup>	1.04*10 <sup>6</sup>	6.77*10 <sup>12</sup>	1.94*10 <sup>-4</sup>
55	73.9	88.6	9.05*10 <sup>10</sup>	1.04*106	6.7*10 <sup>12</sup>	2.0*10 <sup>-4</sup>
70	73.9	88.6	8.9*10 <sup>10</sup>	1.04*10 <sup>6</sup>	6.6*10 <sup>12</sup>	2.1*10 <sup>-4</sup>

Table 4. Simulated Performance Parameters under AC Analysis with Temperature Variations



Figure 12. Gain Analysis with Temperature Variations



Figure 13. Phase Analysis with Temperature Variations



Figure 14. Simulated Output Noise Analysis with Temperature Variations

#### **Time Delay Parameter Response**

Table 5 shows the Time Delay Parameter of the Proposed OTA.

Delay parameters	Time (in seconds)
Parsing delay	0.01
Set-up time	0.01
DC-operating point	0.22
DC Analysis	0.62
Transient Analysis	1.73
Overhead	4.48
Total	7.07

Table 5.	Time	Delay	Parameters
----------	------	-------	------------

# Layout Design

A low-power, low noise front end device is

fabricated using 180 nm CMOS process technology and its layout design is shown in Figure 15.



Figure 15. Layout Design of Two-stage OTA

In this design layout, NMOS is used in a cross-coupled feature with occupying area having dimensions  $X=58.320 \ \mu m$  and  $Y=40.000 \ \mu m$ . The most of area of the layout is utilized in dummy fillings. The complete design layout is surrounded by a group of guard rings

to remove noise spikes in device performance. For compressing the size of MOSFETs, divide the width of MOSFETs by increasing the number of figures as gate or poly in the device.

The layout is designed by considering the following specifications given in Table 6.

Table 6. Layout	Specifications
-----------------	----------------

Transistors used	Width (W)	Length (L)	NF(Number of Figures)
Mn1, Mn2, Mp1, Mp2(differential amplifier)	2.5µm	0.25µm	1

Mn13, Mp11(second-stage CS amplifier)	5.23µm	0.25µm	3
Mn11 (Mirror-amplifier)	2.5µm	0.25µm	1
Mn12 (Tail amplifier)	5.08µm	0.25µm	6
Mn13(second-stage CS amplifier)	2.615µm	0.25µm	6

#### **Comparative Analysis**

Table 7 summarizes the simulation results and compares them to past research.

Table 7. Comparison of Proposed Two-stage OTA with Prior Two-stage OTAs

Performance features	[3]	[11]	[12]	[13]	Proposed
Process technology	180 nm	180 nm	180 nm	180 nm	180nm
Gain	63 dB	39.2 dB	46.5 dB	70 dB	73.9 dB
Phase margin	54.4°		75°	68°	88.6°
Supply voltage	±0.5V	±1.2V	±2.5V	±0.9V	±0.2V
Power			0.403mW	0.26mW	1.9 nW
Compensation	2.3pF		3pF	3pF	3pF
Capacitor(Cc)					
Load Capacitor (CL)	15pF				10pF
Bias current	20nA	2μΑ		30µA	20µA
Unity gain BW	4.5 KHz	28KHz	9.9 MHz	5.6 MHz	6.8e+010
Differential inputs				±1mV	±1µV
Differential Output				150mV	56.4 mV

In comparison to prior similar works conducted utilizing 180 nm CMOS process technology with Tanner EDA, the proposed designed amplifier achieves a favorable performance with minimal NEF despite operating at reduced power.

In [3] paper, an enhanced Pseudo-Cascode technique is implemented to improve phase margin, whereas the proposed technique uses MOSFET devices having a small channel

length of 0.25  $\mu$ m which consumes less area with high gain at minimal power requirement. The proposed design gives an improved output swing of voltage 56.4 mV at small input differential voltage  $\pm 1\mu$ V, while [13] gives 150mV at  $\pm 1$ mV. The improved performance parameters are observed in decreasing the channel length of MOSFETS. Figure 16 represents a comparative gain analysis of OTAs with different methodologies.



Figure 16. A Comparative Gain Analysis of Existing and Proposed OTA versus Supply Voltage

The proposed OTA achieves the best gain of 74 dB as compared to the existing OTA on basis of their corresponding supply voltage. The supply voltage used in the proposed OTA is  $\pm 0.2V$  is very much less than the voltages of

existing OTAs. The phase margin  $88.6^{\circ}$  achieved using the proposed designed OTA is better than the existing ones as shown in Figure 17.



Figure 17. A Comparative Phase analysis of Existing and Proposed OTA versus Supply Voltage

In paper [3], the Miller compensation technique is implemented with a channel length of 1.0  $\mu$ m, and the Supply voltage of 0.5 V resulted in ~ 65 dB gain. Two-stage OTA based on capacitive feedback is presented in paper [11] with a supply voltage of 1.2 V and channel length of 2 $\mu$ m consumes 2.4 $\mu$ W power with input-referred noise of 5.79  $\mu$  Vrms and achieves ~ 40

dB gain. whereas, the proposed OTA analyzed using the Frequency compensation technique achieves ~74 dB gain by using 0.2 V supply voltage. Because of the small channel length with low supply voltage, the proposed design consumes much less power of 1.9 nW as compared to different existing OTAs.



Figure 18. A Correlation Analysis of vital Parameters of Proposed OTA versus Supply Voltage

A correlation heatmap visually represents the relationships between multiple variables using color intensity. In this case, the heatmap displays the correlation among Phase Margin (in Degrees), Supply Voltage (V), Gain (dB), and Power (mW). Correlation values range from -1 to +1, where +1 signifies a perfect positive correlation, -1 represents a perfect negative correlation, and 0 indicates no relationship between the variables.

The heatmap's colors indicate the correlation strength: darker shades of pink or red represent strong positive correlations, while darker shades towards black suggest strong negative correlations. Lighter shades indicate weak or negligible correlations between variables.

One notable observation is the strong negative correlation between "Supply Voltage (V)" and "Gain (dB)." This implies that as the supply voltage increases, gain decreases, or vice versa. This relationship is depicted as a dark-colored square in the heatmap, showing their inverse connection. Additionally, there is a moderate positive correlation between Phase Margin and Gain, reflected in a lighter shade. Other variable relationships exhibit varying degrees of correlation, from weak to moderate, as indicated by the heatmap's gradient of colors.

Understanding these correlations is crucial in circuit design, where factors like supply voltage and gain must be carefully managed. A strong negative correlation between these parameters suggests that adjusting one will significantly impact the other. The heatmap simplifies the identification of such relationships, making it easier to analyze data trends and make informed decisions. By visually highlighting both strong and weak correlations, it aids engin0eers and researchers in optimizing electronic circuits for better performance and efficiency.

	Gain (dB)	Phase margin (in Degrees)	Supply voltage (V)	Power (mW)	Compensation Capacitor(Cc)(pF)	Load Capacitor (CL)(pF)	Bias current(µA)	Unity gain BW (KHz)
count	5.000000	5.000000	5.000000	3.000000	4.000	2.000000	4.000000	5.000000e+00
mean	58.520000	67.200000	1.060000	0.854333	2.825	12.500000	13.005000	1.360311e+07
std	15.051146	15.645447	0.890505	0.908392	0.350	3.535534	14.462368	3.040879e+07
min	39.200000	50.000000	0.200000	0.260000	2.300	10.000000	0.020000	4.500000e+00
25%	46.500000	54.400000	0.500000	0.331500	2.825	11.250000	1.505000	2.800000e+01
50%	63.000000	68.000000	0.900000	0.403000	3.000	12.500000	11.000000	5.600000e+03
75%	70.000000	75.000000	1.200000	1.151500	3.000	13.750000	22.500000	9.900000e+03
max	73.900000	88.600000	2.500000	1.900000	3.000	15.000000	30.000000	6.800000e+07

This table represent the statistical properties of the circuit's parameters like mean, standard deviation and quartiles, allowing engineers and analysts to quickly grasp the key characteristics of its performance.

# **Conclusion and Future Scope**

In this paper different analysis of the proposed OTA is implemented in an improved manner. The Tanner EDA simulations show the better performance of the device. After analyzing the above results obtained, one can conclude that

- 1. The comparative performance of the twostage OTA was designed with 180nm CMOS process technology with a gain of 74dB, phase margin 88.60, 3dB frequency  $1.04*10^{6}$  Hz, and  $1.87 *10^{-4}$  V/ $\sqrt{\text{Hz}}$ output noise.
- Minimizing the occupied area, reducing noise with low power consumption, and high gain are recommended to be employed using the proposed technique.
- 3. The proposed Two-Stage OTA uses the Miller Frequency Compensation technique at ±0.2 V supply voltage consumes low

power of 1.9nW and results in a reduction of noise parameters.

It is also recommended to explore multistage differential OTA and other low-power design analyses. These modeling results may inspire researchers to improve the experimental

# References

[1]. Elamien, M. B., Mahmoud, S. A., 2017, Analysis and design of a highly linear CMOS OTA for portable biomedical applications in 90 nm CMOS, *Microelectronics Journal*, 70, 72-80, Doi: 10.1016/j.mejo.2017.10.009.

[2]. Sai Meena, M. V., Malipatil, S., Kumar, D. S., 2020, Low Power CMOS OTA Design for Biomedical Applications, *IJERT, International Journal of Engineering Research and Technology*, NCCDS, 8(13), 171-173.

[3]. Zhao, X., Fang, H. J., Ling, T., Xu, J., 2014, Low-voltage process-insensitive frequency compensation method for two-stage OTA with enhanced DC gain, Elsevier, *International Journal of Electronics and Communications*, 685-690, Doi: https://doi.org/10.1016/j.aeue.2014.12.003

[4]. Suman, S., 2019, Two-Stage CMOS
Operational Amplifier: Analysis and Design, SSRN
Electronic Journal, August, 40-44,
Doi:10.2139/ssrn.3433181.

[5]. Tan, K. T., Ahmad, N., Mohamad, M., Musa, F. A. S., 2019, Design and Analysis of Two-Stage CMOS Operational Amplifier using 0.13 μm Technology, *International Conference on Applied Photonics and Electronics (InCAPE)*, Doi: https://doi.org/10.1063/1.5142132

[6]. Singh, W., Yatharth, G., Paritosh, J., and Sujay, D., 2017, Energy Efficient Biopotential Acquisition Unit for Wearable health Monitoring Applications, *IEEE*, Doi: 978-1-5090-5404-6/17/\$31.00.

[7]. Moallemi, S., Jannesari, A., 2012, A New Architecture For Two-Stage OTA with No-Miller Capacitor Compensation, *IEEE*, 978-1-4673-3119-7/12.

[8]. Zhang, H., Qin, Y., Hong, Z., 2009, A 1.8-V770-nW Biopotential Acquisition System for portable Applications, IEEE Published in 2009

realization of multistage OTAs.

#### **Disclosure Statement**

No potential conflict of interest was reported by the author(s).

# *IEEE Biomedical Circuits and Systems Conference*, Doi: 10.1109/BIOCAS.2009.5372077.

[9]. Akbari, M., Nazari, M., Sharifi, L., Hashemipour, O., 2015, Improving power efficiency of a two-stage operational amplifier for biomedical applications, *Springer, Analog Integrated Circuit and Signal Processing*, 24th April 2015, Doi: 10.1007/s10470-015-0542-y.

[10]. Khameh, H., Shamsi, H., 2012, On the design of a low-voltage two-stage OTA using bulk-driven and positive feedback techniques, *Taylor and Francis*, 99(9), 1309–1315.

[11]. Mirvakili, A., Koomson, V. J., 2014, Passive frequency compensation for high gain-bandwidth and high slew-rate two-stage OTA, *Electronics Letters*, 24th April 2014, 50(9), 657–659, https://doi.org/10.1049/el.2014.0473.

[12]. Kim, H. S., Cha, H. K., 2018, A Low-Noise Biopotential CMOS Amplifier IC Using Low-Power Two-Stage OTA for Neural Recording Applications, World Scientific, *Journal of Circuits, Systems, and Computers*, 27(5), Doi: 10.1142/S0218126618500688.

[13]. Gaonkar, S., Sushma, P. S., 2016, Fathima, A.,
 Design of High CMRR Two Stage Gate Driven
 OTA Using 0.18 μm CMOS Technology, *IEEE*,
 International Conference on Computer
 Communication and Informatics, Jan.07-09,
 Coimbatore, INDIA,

Doi:10.1109/ICCCI.2016.7480011.

[14]. Viswanathan, S. M., 2020, Design and Analysis of Operational Transconductance Amplifier (OTA) Under 180nm Technology Using LT spice, *JASC*, 1076-5131, 7(6), 107-115.

[15]. Palmisano, G., Palumbo, G., and Pennisi, S., 2001, Design Procedure for Two-Stage CMOS Transconductance Operational Amplifiers: A Tutorial, *Kluwer Academic Publishers, Analog*  Integrated Circuits and Signal Processing, 27, 179–189, https://doi.org/10.1023/A:1011229119071.

[16]. The Scaling of MOSFETs, 2010, Moore's Law, and ITRS, 1–10.

[17]. Ren, M. Y., Wu, T., Song, M. X., Zhang, C. X., 2012, Design Procedures for a Fully Differential Telescopic Cascode Two-Stage CMOS Operational Amplifier, *Procedia Engineering*, 29, 4030-4034, https://doi.org/10.1016/j.proeng.2012.01.614.

[18]. Akbari, M., Hashemipour, O., 2014,
Enhancing transconductance of ultra-low-power
two-stage folded cascode OTA, *Electronics Letters*,
50, 1514-1516,

https://doi.org/10.1049/el.2014.2399

[19]. Tran, L., Cha, H. K., 2021, An ultra-lowpower neural signal acquisition analog front-end IC, *Microelectronics Journal*, 107, Doi: https://doi.org/10.1016/j.mejo.2020.104950

[20]. Barabino, G., Pani, D., Dess, A., Raffo, L., A configurable biopotentials acquisition module suitable for fetal electrocardiography studies, *IEEE*, 978-1-4799-6477-2/15/, 2015.

[21]. Durgam, R., Tamil, S., Raj, N., 2021, Design of Low Voltage Low Power High Gain Operational Transconductance Amplifier, *U.Porto Journal of Engineering*, 103-110, Doi: 10.24840/2183-6493007.004.

[22]. Akbari, M., & Hashcmipour, O., 2015, Design and Analysis of folded cascade OTAs using Gm/Id methodology based on flicker noise reduction, *Analog Integrated Circuits and Signal Processing*, Doi:10.1007/s10470-015-0535-x.

[23]. Agnes, A., Cabrini, A., Maloberti, F., & Martini, G., 2007, Cancellation of amplifier offset

and 1/f noise: An improved chopper-stabilized technique, *IEEE Transactions on Circuits and Systems-II: Express Briefs*, 54, 469-473, Doi: 10.1109/TCSII.2007.891758.

[24]. Syuhadah Baharudin, S. N., Jambek, A. B., Ismail, R. C., 2014, Design and Analysis of a Two-Stage OTA for Sensor Interface Circuit, *IEEE*, *ISCAIE*, Doi: 10.1109/ISCAIE.2014.7010215.

[25]. Saravana kumar, O. M., Kaleeswari, N., 2014, Design, and Analysis of Two-Stage Operational Transconductance Amplifier (OTA) using Cadence tool, *IJETAE*, 4(4), 192-195.

[26]. Ghatikar, R. S., Nithin, M., 2021, Design of high-speed 2-stage OTA for high capacitive load of 120 pF and 2.97V, *Engineering Research Express*, Doi: https://doi.org/10.1088/2631-8695/ac3fbc

[27]. Sharma, A., Sherman, B., 2016, AC, DC, Transient and FFT Analysis of Multistage Operational Amplifiers using 0.3μm process technology for CMOS, *IRJET*, 1956-1962, 3(8).

[28]. Vanessa, T., Abaya, F., Ray, F., Gomez, I., 2019, Design of Two-Stage Fully-Differential Operational Transconductance Amplifier Using a Standard 0.35µm CMOS Process, *Asian Online Journals, Asian Journal of Engineering and Technology*, 7(17), February 2019, Doi: 10.24203/ajet.v7i1.5680.

[29]. Giustolisi, G., Palumbo, G., 2021, Design of CMOS three-stage amplifiers for near-to-minimum settling-time, *Microelectronics Journal*, 107, ISSN 0026-2692, Doi:

https://doi.org/10.1016/j.mejo.2020.104939